Yield Simulation for Integrated Circuits by Duncan Moore Henry Walker (auth.)

By Duncan Moore Henry Walker (auth.)

In the summer season of 1981 i used to be requested to think about the potential for production a 600,000 transistor microprocessor in 1985. It was once transparent that the know-how might merely have the ability to production 100,000-200,000 transistor chips with appropriate yields. The keep watch over shop ROM occupied nearly half the chip sector, so I thought of including spare rows and columns to extend ROM yield. Laser-programmed polysilicon fuses will be used to change among sturdy and undesirable circuits. due to the fact that simply part the chip quarter could have redundancy, i used to be involved that the rise in yield wouldn't outweigh the elevated expenditures of trying out and redundancy programming. The fabrication expertise didn't but exist, so i used to be not able to experimentally make sure the advantages of redundancy. whilst the know-how did develop into to be had, it might be too past due within the improvement time table to spend time operating try out chips. The yield research needed to be performed analytically or through simulation. Analytic yield research thoughts didn't provide enough accuracy for facing complicated buildings. The simulation suggestions then to be had have been very labor-intensive and appeared improved for redundant thoughts and different very usual constructions [Stapper 80J. i wished a simulator that will let me to judge the yield of arbitrary redundant layouts, accordingly I termed any such simulator a structure or yield simulator. seeing that i used to be not able to persuade an individual to construct this sort of simulator for me, I launched into the study myself.

Show description

Read or Download Yield Simulation for Integrated Circuits PDF

Similar drafting & presentation books

Altering, Extending and Converting Houses: An owner's guide to procedure

This e-book offers a uncomplicated wisdom approximately tactics and folks enthusiastic about changing, extending or changing homes. utilizing this information the home proprietor can be extra capable of receive the very best provider from execs and developers alike.

The architectural expression of environmental control systems

The Architectural Expression of Environmental keep watch over structures examines the way in which undertaking groups can technique the layout and expression of either lively and passive environmental regulate structures in a extra artistic means. utilizing seminal case stories from worldwide and interviews with the architects and environmental engineers concerned, the ebook illustrates leading edge responses to buyer, web site and consumer requisites, focusing upon stylish layout options to a perennial challenge.

Yield Simulation for Integrated Circuits

In the summertime of 1981 i used to be requested to think about the potential of production a 600,000 transistor microprocessor in 1985. It used to be transparent that the know-how could merely be capable to production 100,000-200,000 transistor chips with applicable yields. The regulate shop ROM occupied nearly half the chip sector, so I thought of including spare rows and columns to extend ROM yield.

Über Form und Struktur – Geometrie in Gestaltungsprozessen

Formen und Strukturen werden als grundlegende Gestaltungsrelationen, insbesondere in Architektur und Produktdesign, untersucht. Die Autoren aus unterschiedlichen Disziplinen gehen der Frage nach, welche Rolle die Geometrie bei Formbildungsprozessen spielt. Traditionell kommt der Geometrie die Aufgabe zu, Formen erfassbar, darstellbar und umsetzbar zu machen, deren Erzeugungsregeln zu untersuchen.

Extra info for Yield Simulation for Integrated Circuits

Sample text

Both unblocked and blocked vias are cases where a defect causes both an open and short circuit. The only other case where both a short and an open occur is when an extra poly defect breaks an active net, forming a new transistor, as well as shorting several other nets together. We assume that only extra material defects can add new terminals to existing transistors. However if a metal-poly contact occurs on top of a transistor channel, then a missing poly defect can add a new terminal as shown in Figure 3-20.

Note that each defect type can only cause some fault types. For example, an extra metal defect can only cause a short circuit. As described in Chapter 3, there are only a limited number of circuit fault typesthat can cause a change to the DC circuit topology.

Open lines can be caused by second metal crossover breakage, which can be significant for some processes, particularly for narrow lines [Turley 74]. This breakage can be considered a missing material defect. As mentioned previously, we consider poor step coverage to be a global defect, and hence do not include it in this research. In addition, modern oxide planarization techniques minimize this problem. We model a missing material defect as a circular electrically insulating region within a conducting layer, such as poly, active, or metal, and also within a via layer, such as metal2-metall or metall-poly.

Download PDF sample

Rated 4.11 of 5 – based on 17 votes